MARK 5 MEMO #054

MASSACHUSETTS INSTITUTE OF TECHNOLOGY HAYSTACK OBSERVATORY WESTFORD, MASSACHUSETTS 01886

25 April 2007

Telephone: 978-692-4764 Fax: 781-981-0590

To: Mark 5 Development Group

From: Brian Fanous

Subject: Dom Station Unit Operation

Initialization

Task		Parameters Comments	
1.	1. Assert PLX reset to DOM.		
2.	Turn interrupt propagation from PLX to CPU off.		Clear Interrupt control reg in I/O space. This won't be done once the interrupt handler is working.
3.	Dessert PLX reset to DOM.		DOM is initialized to known state. All DOM blocks are disabled. No data flow.
4.	Setup RCLK		Set the internal clock to 32 MHz (not necessary for SU with a correlator but won't hurt) using <iclk control="">.</iclk>
			Set the appropriate configuration in the <rclk pps="" rate="" register=""> : rclk_rate_code = 000; PPS_div_code = 010 for 32 MHz playback;</rclk>
			If test mode (no correlator): use_internal_pps = 1 If non-test (using correlator)
			use_internal_pps = 0 After all that, clear the RCLK_TRISTATE_EN bit in the <dom CONTROL REG>. Set the the mode field to SU in the same</dom
5.	Suppress PPSes		register. Set suppress_pps bit in the <system pps<br="">Suppress Register></system>
6.	Setup BOCF		Suppress Register>Write appropriate values to <correlator frame="" length="" reg0=""> and<correlator frame="" length="" reg1=""></correlator></correlator>

7. Enable timing and BOCF generation blocks.	Set the timing_en and bocf_gen_en bits in the <enables register="">. RCLK begins at output.</enables>
8. Enable ROT1PPS interrupt	
9. Wait for ROT1PPS interrupt	
10. Unsuppress a pps	Clear the suppress_pps bit in the <system PPS Suppress Register></system
11. Wait for a ROT1PPS interrupt	BOCF begins at output at this ROT1PPS.
12. Suppress the PPSes	
13. Clear the interrupt mask register	Don't need to see ROT1PPS interrupts for now.
14. Initialize the serial links	Pulse DAV# to VCC by setting QSPARE[1] bit in the <dom control="" register="">, waiting several hundred ms, and clearing the bit This step can also be run independently again, after the initialization if there is a need to resynchronize.</dom>

Configuration General Setup:

	ierai Setup.	
1.	Make sure only timing and BOCF generation blocks are enabled.	Set the timing_en and bocf_gen_en bits ONLY in the <enables reg="">.</enables>
2.	Assert reset to all non- running, SU relevant blocks.	In the <dom resets0=""> register set: fpdp_xface_rst, fpdp_fifo_rst, strip_header_rst, sh_fifo_rst, unpack_xbar_rst, xbar_ram_rst, cfdr_rst, cfhr_rst, delay_gen_rst, suo_rst bits. In the <dom resets1=""> register set: sdram_xface_rst, fpdp_dcm_rst bits.</dom></dom>
3.	Tell StreamStor to start playing appropriate scan.	"play=off", "set_scan=?", "play=on". This starts the FPDP clk but no data flows to the DOM because fpdp_xface_en is cleared.
4.	Take the FPDP DCM out of reset now that the FPDP clk is going.	Clear fpdp_dcm_rst in <dom resets1="">. Now the FPDP DCM can lock to the FPDP clock.</dom>
5.	Wait 100 ms for DCM lock.	
6.	Take all blocks out of reset.	Clear <dom reset0=""> and <dom reset1="">.</dom></dom>

Front End:

1. Configure DOM Front End.	<streamstor 0="" invalid="" reg=""></streamstor>	This configures all blocks of
	<streamstor 1="" invalid="" reg=""></streamstor>	the DOM before the RAM
	<dim invalid="" reg0=""></dim>	buffer. The blocks are not yet
	<dim invalid="" reg1=""></dim>	enabled. If Phase Cal is
	<disk frames="" per="" second=""></disk>	implemented, then phase
	<xbar regn="" setting="" slice=""></xbar>	increments are written here.
	(N=0:31)	
	<unpack code="" register=""></unpack>	
2. Configure Phase Cal/State		If implemented, phase cal and
Count		state count are setup here.

Back End:

1.	Set the Station Unit output	<su configuration<="" output="" th=""><th>Be careful to use a valid value</th></su>	Be careful to use a valid value
	data rate.	Register>: suo_prescl bits	here. This value determines
			how many RCLKs per output
			sample.

Initial values for output:

1		
1. Load SDRAM start address	<sdram address0=""></sdram>	This is the address in the
	<sdram address1=""></sdram>	SDRAM that the output data
		will start from at the end of the
		next BOCF.
2. Load Delay parameters	<delay error="" reg0=""></delay>	
	<delay error="" reg1=""></delay>	
	<delay rate="" reg0=""></delay>	
	<delay rate="" reg1=""></delay>	
3. Load Correlator Frame	<correlator frame="" header="" ram<="" td=""><td>First correlator frame header.</td></correlator>	First correlator frame header.
Header	Bank $A > $ for CF 0.	

Begin filling DOM buffers

1. Wait for SDRAM DCMs	Check Status Register bits DCM0 and
to finish locking.	DCM1 and sdram_clk_stopped. Make
	sure the DCM0 and DCM1 bits are '1'
	and sdram_clk_stopped is '0'. This
	ensures that the SDRAM clocks work
	okay.
2. Turn SU output off.	Clear <su configuration<="" output="" td=""></su>
	Register> bit suo_run. This will keep data
	from flowing out of the DOM once blocks
	are enabled.
<i>3. Turn phase cal interrupts</i>	If phase cal and state count are
on.	implemented, phase cal interrupts are
	turned on here. Phase Cal interrupts will
	be generated as soon as data begins to
	flow into the DOM and should be serviced
	throughout the scan.
4. Enable relevant blocks in	Enable fdpd_xface_en,
DOM	strip_header_en,
	unpack_xbar_en,
	xbar_ram_en,
	sdram_arbiter_en,
	sdram_core_en,
	sdram_rcvr_en,
	cfhr_en,
	delay_gen_en,
	suo_en,
	timing_en (should already be set),
	bocf_gen (should already be set)
	This will start data flowing into the
	DOM.
5. Wait for SDRAM init/fill	Monitor sdram_init_done bit in <status< td=""></status<>
to finish.	Register>

Begin Station Unit Output

1. Enable the Correlator Frame interrupt	Set the CF_IM bit in the <dom interrupt<br="">Mask Register></dom>
2. Wait for a CF interrupt	
3. Turn SU output on	Set the suo_run bit in the <su output<="" th=""></su>
	Configuration Register>. Output will begin on next BOCF.

While Running On CF interrupts

ss in the output data the end of the
1
the end of the
e header
l in alternating
esses 0 -239.
6-bits wide
e a correlator
ord.

To Stop Playback

1. Stop playback at the end of	Clear the suo_run bit in the <su< th=""></su<>
the current correlator frame.	Output Configuration Register>.
	Data output stops at the end of
	the current correlator frame,
	but BOCFs and RCLK
	continues.

One can now either Restart or Resume playback as described in the Mark5B Specification.

To Restart Playback from a New Location

1. Go to Configuration General Setup				
	1. Go to Config	uration General Setup		

To Resume Playback

10 Hebanne 1 hay such		
1. Load SDRAM start address	<sdram address0=""></sdram>	This is the address in the SDRAM that
	<sdram address1=""></sdram>	the output data will start from at the end
		of the next BOCF.
2. Load Delay parameters	<delay error="" reg0=""></delay>	
	<delay error="" reg1=""></delay>	
	<delay rate="" reg0=""></delay>	
	<delay rate="" reg1=""></delay>	
3. Load Correlator Frame	<correlator frame<="" td=""><td>Correlator Frame header words are</td></correlator>	Correlator Frame header words are
Header	Header RAM Bank A>	placed in alternating banks from
	for CFs 0,2,4,6,8, or	addresses 0 -239.
	<correlator frame<="" td=""><td></td></correlator>	
	Header RAM Bank B>	
	for CFs 1,3,5,7,	
3. Turn SU output on		Set the suo_run bit in the <su output<="" td=""></su>
		Configuration Register>. Output will
		begin on next BOCF.