DBBC2 Setup and Operation

Uwe Bach

Max-Planck-Institut für Radioastronomie (MPIfR), Bonn

Virtual IVS TOW, May 2021

Content

- DBBC2 hardware characteristics
 - A tour around the DBBC2
 - Component description
- Installation of a DBBC2
- DBBC2 software
 - Poly-phase Filter Bank (PFB)
 - Digital Down Conversion (DDC)
- Basic testing
- Field System integration
- VLBI operation

DBBC2 Outside (front view)



DBBC2 Outside (rear view)









DBBC Inside





DBBC Inside





Component description

- Analog Conditioning Module CoMo RF inputs up to 3.5 GHz; selectable Nyqvist zone filters 1-512, 512-1024, 1024-1536, 1536-2048; 31.5 dB programmable attenuation
- 2. Analog-Digital Converter (ADB1, 2, 3) 8-bit data stream
- 3. Data Processing (Core2Board) Several personalities available:
 - Digital down conversion (DDC) 1 Core2 = 4 BBCs
 - Poly-phase Filter Bank (PFB) 1 Core2 = 16 Poly-phase filters
 - 2 VSI 32 channel output
- 4. Connection and Service(FiLaIN/OUT FiLa10G FILA10G-4)
- 5. Timing and Clock (CaT2 Clock and Timing)
- 6. Computer Control (PCSet)



Installation of a DBBC

How to connect the DBBC



RF/IF input



FiLa10G (SA)





- Two 10G Ethernet ports
- 4 VSI in-/output ports
- Installed inside the DBBC box or as stand-alone
- Format mode: RAW, MK5B or VDIF
- Includes a GPS module for time synchronization
- Serial connection to the DBBC2
- Upload of the firmware is automatically made by the control software (internal FiLa10G) or done with an additional Xilinx JTAG programmer.

Connection example



Observing modes

- DDC: tunable, channel bandwidth between 1 MHz and 64 MHz, U&L, Continuous cal with 80 Hz synchronization, modes: geo, astro, astro2, w-astro, lba, test
- PFB: fixed tuning, channel bandwidth 32/64 MHz, all U or L depending on the Nyquist zone
- DSC: full 4 x 512/1024 MHz, max 8 x 1024 MHz band direct sampling conversion, all U or L depending on the Nyquist zone
- SPECTRA: 4Kch/IF spectrometer, max 32K channels

Each firmware comes with a dedicated set of control software and configuration files.

https://www.hat-lab.cloud

$\overleftarrow{\leftarrow}$ \rightarrow C \textcircled{a}	0	A https://www.hat-la	b.cloud/downloads-dbbc2-ddc/		⊌	☆ Q Suc	hen		١IIN		≡
🚯 🖚 Hat Lab									Hi, Uwe Bach		٩
HATLab	номе	COMPANY PROFILE	DBBC BACK-ENDS EVOLUTION	ACTIVITY AND PLANS	PRODUCTS .	FUNK HAUS	DOWNLOAD .	LOGIN	CONTACTS	Q	

There are 5 files, weighing 36.9 MiB with 59 hits in DBBC2-DDC.

Displaying 1 to 5 of 5 files.

DBBC2-DDC

DBBC2 DDC v105 » 3.1 MiB - 6 hits - 20 April 2018 DBBC2 DDC v105

DBBC2_DDC_v106_261118.rar > 9.9 MiB - 5 hits - 26 November 2018 DBBC2_DDC_v106_261118.rar

DBBC2_DDC_v107_beta1.zip » 6.8 MiB - 16 hits - 20 November 2018 DBBC2_DDC_v107_beta1.zip

DBBC2_DDC_v107_beta2.rar > 8.4 MiB - 9 hits - 11 January 2019 DBBC2_DDC_v107_beta2.rar

DBBC2_DDC_v107_beta3.rar > 8.7 MiB - 23 hits - 30 January 2019 DBBC2_DDC_v107_beta3.rar

Software (Windows XP)

Files Structure:

C:\DBBC\bin \rightarrow control software

C:\DBBC\doc \rightarrow manuals

C:\DBBC_CONF\ → configuration text files

C:\DBBC_CONF\FilesDBBC → firmware

	rdesktop - 10.100.100.36		
normal DBBC Prog	am DDC v104_2	_ 🗆 ×	7
My Docume Conmand from 134.1 Conmand from 134.1 Conmand from 134.1 Conmand from 134.1 Conmand from 134.1	04.64.233: Command received: dbbc05 (04.64.233: Command received: dbbc06 (04.64.233: Command received: dbbc07 (04.64.233: Command received: dbbc08 (04.64.233: Command received: dbbc1fa 04.64.233: Command received: dbbc1fa	▲ 6 7 7	2Gbps PFB DBBC2 V14
Command from 134.1 hamachi.n Command from 134.1 Command from 134.1 Command from 134.1 Command from 134.1	04.64.233: Command received: dbbc01 (04.64.233: Command received: dbbc02 (04.64.233: Command received: dbbc03 (04.64.233: Command received: dbbc04 (04.64.233: Command received: dbbc04 (04.64.233: Command received: dbbc05 (04.64.233: Command received: dbbc05 (DBBC client v3.exe
Conmand from 134.1 Command from 134.1 Command from 134.1 Command from 134.1 Command from 134.1 Command from 134.1 Command from 134.1	04.64.233: Command received: dbbc07 6 04.64.233: Command received: dbbc08 6 04.64.233: Command received: dbbc1fa 04.64.233: Command received: dbbc1fb 04.64.233: Command received: dbbc1fb 04.64.233: Command received: dbbc1fb	7 7 7 7	Normal DBBC Program D
C:\DB Command from 134.1 Command from 134.1 Command from 134.1 Server restarted Vaiting for competent	04.64.233: Command received: dbbcifb 04.64.233: Command received: dbbcifb 04.64.233: Command received: dbbcifb 04.64.233: Connection lost.	? ? ?	
G Bad			
Address 🛅 C:\DBBC_CONF		~	Go 🧲
Folders ×	Name 🔺	Size Type D)ate Modil 🔼
🖃 🥯 Local Disk (C:) 🛛 🔺	📃 dbbc_config_file.txt	1 KB Text Document 1	0/4/2012
🗄 🚞 ADLINK	📃 dbbc_config_file_101.txt	1 KB Text Document 7	/11/2013
🗆 🚞 DBBC	📃 dbbc_config_file_102.txt	1 KB Text Document 1	1/19/201:
🔁 bin 📃	🛃 dbbc_config_file_102b.txt	1 KB Text Document 7	/11/2013
🔁 manuals 📃	Jebbc_config_file_104.txt	1 KB Text Document 12	2/11/201:
B DBBC_CONF	j≣ dbbc_config_file_105.txt	1 KB Text Document 3	(19/2014
FilesDBBC	B dbbc_config_file_105E.txt	1 KB Text Document 4	123/2015
Documents and Setting	E abbc_conrig_hie_105F.bxt	1 KB Text Document 3	19/2014
🗄 🧰 Intel 🛛 💌	Discrete and the second	1 KB Text Document 1	0/1//201:
< >			≥:
🛃 start 🛛 🖬 Command Pro	npt 🔤 Normal DBBC Progra 🎦 C:\DBBC	_CONF 🕴 🖬 😼 😧 🔮	5:01 PM



• DDC:

c:\DBBC\bin\DBBC2 Control DDC v107.exe (server)
c:\DBBC_conf\dbbc_config_file_107.txt
c:\DBBC_conf\FilesDBBC\dbbc2_ddc_v107.bit
c:\DBBC\doc\DBBC2 DDC command set v107.pdf

• PFB:

c:\DBBC\bin\DBBC2 Control PFB v16_2.exe (server)
c:\DBBC_conf\dbbc_poly_config_file_16.txt
c:\DBBC_conf\FilesDBBC\ dbbc2_pfb_v16.bit
c:\DBBC\doc\DBBC2 PFB command set v16.pdf

DDC configuration file

c:\DBBC_conf\dbbc_config_file_v107.txt

Example:		· \ -	
1 dbbc2_ddc_v107.bit	597.00	8	←the first number is indication of ADB1 2, in this case ADB1 is on
1 dbbc2_ddc_v107.bit	682.00	8	IFA and ADB2 on IFB, ADB1 in IFC, no Core2 for IFD
1 dbbc2_ddc_v107.bit	853.00	8	If no Core2 is inserted in the first and second column put 0.
1 dbbc2_ddc_v107.bit	938.00	8	The second parameter is the firmware file name to be used.
2 dbbc2_ddc_v107.bit	597.00	8	The third and fourth parameters are frequency and bandwidth respectively.
2 dbbc2_ddc_v107.bit	682.00	8	
2 dbbc2_ddc_v107.bit	853.00	8	
2 dbbc2_ddc_v107.bit	938.00	8	
1 dbbc2_ddc_v107.bit	597.00	8	
1 dbbc2_ddc_v107.bit	682.00	8	
1 dbbc2_ddc_v107.bit	853.00	8	
1 dbbc2_ddc_v107.bit	938.00	8	
0 dbbc2_ddc_v107.bit	597.00	8	Each Core2 board supports 4 bbcs so if not present 0 has to be inserted in
0 dbbc2_ddc_v107.bit	682.00	8	four lines
0 dbbc2_ddc_v107.bit	853.00	8	
0 dbbc2_ddc_v107.bit	938.00	8	
1 fila10g_v2_1.bit COM	12 ← if	inst	alled set 1st version 1 (with ACE), 2nd version (without ACE 2), otherwise 0, ser. port
1 38000			← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFA
1 38000			← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFB
1 38000			← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFC
0 38000			ho unica=0 unica3=1, unica4=2, initial CoMos target values for IFD
0 38000			← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFE
0 38000			← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFF
0 38000			← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFG
0 38000			← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFH
107 112 90 0		←	phase calibration values
CAT2 1024		←	CAT1 2 and sampling frequency
PROG 0 3		←	jtag programmer: 0=xilinx, 1=digilent; prog freq. 3/6 MHz

Starting the software

DDC: running DBBC2 Control DDC v107.exe

C:\DBBC\bin\DBBC2 Control DDC v107_300119.exe	- 🗆 ×
core 10 1 dbbc2_ddc_v107_adb1_181218_1.bit conf. file	136.000000 lo fr
core 11 1 dbbc2_ddc_v107_adb1_181218_1.bit conf. file	184.000000 lo fr
eq 32 bw filter come 12 1 dbbc2 ddc u107 adb1 181218 1 bit conf file	228 000000 lo fr
eq 32 bw filter	
core 13 1 dbbc2_ddc_v107_adb1_181218_1.bit conf. file q 32 bw filter	88.000000 lo fre
core 14 1 dbbc2_ddc_v107_adb1_181218_1.bit conf. file	136.000000 lo fr
core 15 1dbbc2_ddc_v107_adb1_181218_1.bit conf. file	184.000000 lo fr
eq 32 bw filter core 16 1 dbbc2_ddc_v107_adb1_181218_1.bit conf. file	228.000000 lo fr
eq 32 bw filter File106 0	
Cond. module type 1 target AGC 42000	
Cond. module type 1 target AGC 42000 Cond. module type 1 target AGC 42000	
Cond. module type 1 target AGC 42000	
Cond. module type 0 target AGC 42000	
Cond. module type Ø target AGC 42000 Cond. module type Ø target AGC 42000	
Beconfigure? u/n	-1

after the Core2 configuration is completed

then run a client: DBBC Client v3.exe or Field System

DDC Mode Commands and Form Table (see documents)

First tests with the DBBC

> dbbcifa=2,agc,2 # to set RF input 2, agc on, IF filter 2 (0-500 MHz)

band width = 16 MHz

DBBC client v3.exe	- 🗆 ×
Enter Command: dbbcifa Received from DBBC: dbbcifa/2,0,agc,2,0,38000	^
Enter Command: dbbcifa Received from DBBC: dbbcifa/2,0,agc,2,0,38000	
Enter Command: dbbcifb Received from DBBC: dbbcifb/3,0,agc,1,0,38000	
Enter Command: dbbcifc Received from DBBC: dbbcifc/4,0,agc,2,0,38000	
Enter Command: dbbc01 Received from DBBC: dbbc01/124.490000,a,8,1,agc,255,255,4639,4486,4644,4492	
Enter Command: dbbc02 Received from DBBC: dbbc02/140.490000,a,8,1,agc,255,255,5140,4758,5117,4745	
Enter Command: dbbcifb=2,agc,2 Received from DBBC: dbbcifb/2,0,agc,2,0,38000	
Enter Command: dbbcifb Received from DBBC: dbbcifb/2,0,agc,2,0,38000	
Enter Command:	-

Calibration or phase optimization is required at the system installation and has to be repeated after a hardware modification in the stack, transportation, or a new firmware. Periodically as a general check.

- Connect a synthesizer tuned to 764 MHz to all Ifs or a broad band IF signal (not too strong).
- Load the firmware to test.
- Point all dbbcifa,b,c,d to this input and set AGC to manual, e.g.
 - dbbcifa=1,40,1 # adjusted to about 10000 counts
 - In DDC mode: turn off AGC for BBCs: dbbcgain=all,20,20
- Run the DBBC command: calibration=all
- ... wait

Description at:

https://deki.mpifr-bonn.mpg.de/GMVA/GMVA_HOWTO/DBBC2_calibration





60	270437 872	261803 16988
61	285347 653	205494 12851
62	289611 395	169170 10302
63	301585 352	144859 7090
64	309365 169	111552 3386
65	317749 102	95884 2313
66	322930 79	79745 1817
67	339064 67	54644 1305
68	332014 57	37490 881
69	338031 55	28940 526
70	324313 54	22799 296
71	320547 52	17611 223
72	310049 51	10504 187
73	276350 51	6440 148
74	260401 51	4751 106
75	251864 51	3334 84
76	204246 51	2061 76
77	169837 51	1407 60
78	149612 51	1155 56
79	97942 51	361 54
80	74886 51	228 53
81	55966 50	130 53
82	46097 51	113 53
83	28929 51	80 53
84	21030 53	69 52
85	7957 55	59 52
86	5530 55	51 52
87	2958 57	51 52
88	2078 61	50 52
89	1368 80	50 52
90	734 79	50 52
91	247 117	50 52

...

minM1 00050 ele1 107 minM2 00050 ele2 79 minM3 00049 ele3 92 minM4 00051 ele4 124



DDC configuration file

c:\DBBC_conf\dbbc_config_file_v107.txt

Example:	0.		
1 dbbc2_ddc_v107.bit	597.00	8	\leftarrow the first number is indication of ADB1 2, in this case ADB1 is on
1 dbbc2_ddc_v107.bit	682.00	8	IFA and ADB2 on IFB, ADB1 in IFC, no Core2 for IFD
1 dbbc2_ddc_v107.bit	853.00	8	If no Core2 is inserted in the first and second column put 0.
1 dbbc2_ddc_v107.bit	938.00	8	The second parameter is the firmware file name to be used.
2 dbbc2_ddc_v107.bit	597.00	8	The third and fourth parameters are frequency and bandwidth respectively.
2 dbbc2_ddc_v107.bit	682.00	8	
2 dbbc2_ddc_v107.bit	853.00	8	
2 dbbc2_ddc_v107.bit	938.00	8	
1 dbbc2_ddc_v107.bit	597.00	8	
1 dbbc2_ddc_v107.bit	682.00	8	
1 dbbc2_ddc_v107.bit	853.00	8	
1 dbbc2_ddc_v107.bit	938.00	8	
0 dbbc2_ddc_v107.bit	597.00	8	Each Core2 board supports 4 bbcs so if not present 0 has to be inserted in
0 dbbc2_ddc_v107.bit	682.00	8	four lines
0 dbbc2_ddc_v107.bit	853.00	8	
0 dbbc2_ddc_v107.bit	938.00	8	
1 fila10g_v2_1.bit COM	12 ← if	inst	called set 1st version 1 (with ACE), 2nd version (without ACE 2), otherwise 0, ser. port
1 38000			← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFA
1 38000			← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFB
1 38000			← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFC
1 38000			← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFD
0 38000			← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFE
0 38000			← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFF
0 38000			← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFG
0 38000			← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFH
1 00 100 100 100			← phase calibration values
CAT2 1024		€	 CAT1 2 and sampling frequency
PROG 0 3		€	- jtag programmer: 0=xilinx, 1=digilent; prog freq. 3/6 MHz

Test recordings

- Test recordings are good to control the correct sampling (bit statistics), band pass shape, and pcal tones
- The Mark5B comes with a set of programs that allow to check the bit statistics (bstate), do auto- or cross correlations (vlbi2), and extract phase cal (bpcal).
- More power full are the mark5access programs: m5bstate, m5pcal, m5spec, m5timeseries, ... Available from the EVN TOG wiki pages https://deki.mpifr-bonn.mpg.de/Working_Groups/EVN_TOG/DBBC/DBBC_Test_Procedures
- jive5ab allows to stream data directly on a local disk, which avoids to record on diskpacks and use disk2file for small tests.



Test recordings

oper@eff-mark5c-1:~\$ m5spec

m5spec ver. 1.3.1 Walter Brisken, Chris Phillips 20120508

A Mark5 spectrometer. Can use VLBA, Mark3/4, and Mark5B formats using the mark5access library.

Usage : m5spec <infile> <dataformat> <nchan> <nint> <outfile> [<offset>]

<infile> is the name of the input file

<dataformat> should be of the form: <FORMAT>-<Mbps>-<nchan>-<nbit>,

e.g.:

VLBA1_2-256-8-2 MKIV1_4-128-2-1 Mark5B-512-16-2 VDIF_1000-64-1-2 (here 1000 is payload size in bytes)

<nchan> is the number of channels to make per IF

<nint> is the number of FFT frames to spectrometize

<outfile> is the name of the output file

<offset> is number of bytes into file to start decoding

The following options are supported

-dbbc Assume dBBC polarisation order (all Rcp then all Lcp)

-nopol Do not compute cross pol terms

-help This list



- The DBBC2 is fully integrated into the Field System:
 - It supports both PFB and DDC firmware.
 - Continuous calibration in DDC mode.
 - With and without Fila10G.
 - Allows synchronization to internal GPS or NTP on FS-PC.

EFLSBERG equipment: Rack	k=DBBC_DDC/Fil	Recorder=FlexE	Buff
Select rack	Select Rec 1	Select Rec 2	Start
1=none	1=none	* 1=none	* 1
2=Mark3A	2=unused	2=unused	2
3=VLBA	3=Mark3A	3=Mark3A	i i
4=VLBAG	4=VLBA	4=VLBA	i i
5=VLBA/8	5=VLBA4	5=VLBA4	i i
6=VLBA4/8	6=Mark4	6=Mark4	Í
7=Mark4	7=S2	7=S2	Í
8=VLBA4	8=K4-1		
9=K4-1	9=K4-2		
10=K4-2	10=Mark5A	Í	Í
11=K4-1/K3	11=Mk5APigW		Í
12=K4-2/K3	12=Mark5P		
13=K4-1/M4	13=K5		
14=K4-2/M4	14=Mark5B		
15=LBA	15=Mark5C		
16=Mark5	*16=FlexBuff		Í
17=VLBA5			
18=DBBC_DDC			
*19=DBBC_DDC/Fila10g		Í	Í
20=DBBC_PFB			Í
21=DBBC_PFB/Fila10g			Í
22=VLBAC		Í	i i
23=CDAS			i i

Press <ret> or type 0 for no change. Else <rack><rec1><rec2><start> CAUTION! Be sure the schedule works with your choices!



- Notes on DBBC2 integration are available in /usr2/fs/misc/dbbc.txt
- There are the typical control-files that need to be adapted for a new backend and one special for the DBBC IP address:
 - *dbbad.ct*l hold the DBBC IP address
 - *equip.ctl* for the FS
 - *skedf.ct*l for DRUDG
 - Some more in point.prc, station.prc, and .Xresources
- Once this is done the FS should be ready to DRUDG and observe DBBC schedules.







🗬 VLBI Operator

Applic	ations Pla	ices							iue /	Apr 30, 9:	05 AM				
					Field S	ystem Log	9						∡ א-s	erver (Wichtig ni
S O f	ample ra offset = `ramebute	te = 160 0 s = 8032	00000 Hz	:									tino*	do noth	uno Ma
d	latasize ample gr	= 8000 b anularit	ytes u = 1										ali	Ized	value \$n 27
f	rame gra	nularity = 125000	j = 1										IC Z	zu 1p	ps
p	ayload o	ffset = 0	32										det	. Dat	en :
d	lata wind	ow size	= 104857	'6 bytes											
Ch		-	+ +	+		+	++	gfa	act						
0	138368 137356	262632 263934	262243 262360	136757 136350	17.3	32.8 33.0	32.8 32.8	17.1	1.04 1.04				ler	=	
2	140120	261046	260263	138571	17.5	32.6	32.5	17.3	1.03				IES	5:	
3	152449	249598	268300	129653	19.1	31.2	33.5	16.2	1.02				sr2	2/log	/em135be
4 5	138883	263806	261438	135690	17.4	32.9	32.7	17.0	1.04				20	0.000	2010
6	138185	263866	261590	136359	17.3	33.0	32.7	17.0	1.04					лпрг	. 2015
7	139228	263236	256358	141178	17.4	32.9	32.0	17.6	1.03				it:	; q	(15 sec
8	135818	262091	263365	138726	17.0	32.8	32.9	17.3	1.04					ſ	
10	135398	262259	262153	140190	16.9	32.8	32.8	17.5	1.04						System T
11	104176	293127	250359	152338	13.0	36.6	31.3	19.0	1.09						ISUS
12	135139	261104	264012	139745	16.9	32.6	33.0	17.5	1.04						01 866
13	135031	261317	263550	140102	17.0	32.7	32.9	17.5	1.04						02 882 03 898
15	119476	277567	263587	139370	14.9	34.7	32.9	17.4	1.08						04 914
800	000 / 80	0000 sam	ples unp	acked											06 07
819	12000 / 8	192000 s	amples u	npacked	EantSa	t convo	ncion								08 09 866
War	ning: Ca	nnot con	vert str	ing "-efont	-biwidt	h-mediur	m-r-norr	mal16	-*-*-*-	+-*-iso1	0646-1		t		10 882 11 898
-me	dium-r-n	ormal1	6-*-*-*-	*-*-iso1064	6-1,-ad	obe-helv	vetica-m	medium-1	r-norma]	L14-*-	*-*-*-	+-*-*,-jis-f	i		12 914 13
xed	l-medium-	r-*16-	*-*-*-*-	*-jisx0208.	1983-0,-	-*-*-meo	dium-r-→	*16-*·	-*-*-*-	·-*-*,*"	′totyp	be FontSet			14 15 16
				System	Status										
EFL MOD	SBERG	201	9.120.09 09	1:05:59 UT 1:10:30 NEX	(T	TEMP Humii	9.6 D 80.1!	6C 3c48 5% RA	01h37m4	FRACKING	ì				
			SCHED=n	one LOC	i=statio	n PRES	984.7r	mb DEC	33d09m	(2000)					
			TSYS			CABLE	0.00000	0s AZ :	126.7 I	EL 65.8	3				
NO	CHECK: r	×		vv	vv									etup01	Opera
													>3c	:48 read	
					ERRC)KS							>br >cz	read altsys	
													>mk	(5=record	d=test_ef_no(d=on:test_ef.

SI-Server (Wichtig	nicht schliessen! r wiede	rholt den letzter	
ino* do nothino			
1	Mark6-VLBI-Monitor		
r V0.997			
alized value	\$mk6state in strin	ng eq at /us	r2/oper/bin/zl
line 537.	: laeuft		OK
c zu 1pps	:		OK
t korrekt	:		OK
det Daten	: e-VLBI stopped	lessenen!	OK
	- Mark6-System		
	: laeuft		OK
			0 %
			e-VLBI
ler:			
el:			OK
IES:			ULO OK
sr2/log/em135	bef.log		
30.Apr. 2019) Day 120		09:05:54
it: q (15 se	ec Verzoegerung)	Feb 2016	by AK/DG/UB

8

Syste	m Temp	eratur	
Tsys	0.0	IFA) IFC)	(IFB) (IFD)
BBC	Freq	Ts-U	Ts-L
01	866.49	35.9	36.3
02	882,49	36.0	35.7
03	898.49	35.9	35.5
04	914.49	36.8	36.4
05			
06			
07			
08			
09	866,49	35.8	35,9
10	882,49	36.0	36.0
11	898,49	35.7	36.0
12	914.49	36.3	35.7
13			1000
14			
15			
16			

	Operator Input	
>se >3o	tup01 48 ead	
>br >ca	ead ltsys	
>mk >mk	5=record=test_ef_no0430 5=record=on;test_ef_no0430 5=record2	
>mk >mk	5=record? 5=record=off	



- DBBC2 software, firmware and documents: http://www.hat-lab.com (until 2018) https://www.hat-lab.cloud
- DBBC2 installation, testing, and operational notes: https://deki.mpifr-bonn.mpg.de/Working_Groups/EVN_TOG https://deki.mpifr-bonn.mpg.de/GMVA

DBBC3 Operations TOW 2021

Sven Dornbusch Max-Planck-Institut für Radioastronomie

Contents

- Observation Modes
- Configuration and Setup for DDC_U Mode
- Control Software
- Config-Files
- Setup Procedure
- DBBC3 Python Package

Observation Modes

- **DSC** (Direct Sampling Conversion) full 4GHz Bandwidth/IF
- OCT (Octopus), provides single (OCT_S) or double (OCT_D) 32-tap FIR-Filter/IF Available Bandpass-Filters: 512 MHz BW: 0-512, 512-1024, ..., 3584-4096 1024 MHz BW: 0-1024, 1024-2048, ..., 3072-4096 2048 MHz BW: 0-2048, 2048-4096
- **DDC** (Digital Tunable Downconversion): provides up to 16 BBCs/IF with fully tunable frequency, selectable BW of 2, 4, 8, 16, 32, 64 and 128 MHz
- Each observation mode has its own control software/firmware/ set of configuration files.
- Latest versions can be downloaded at https://www.hat-lab.cloud/

DDC Mode

- **D**igital Tunable **D**own**c**onversion
- DDC_L (legacy): selectable bandwidth of 2, 4, 8, 16 and 32 MHz. Up to 8 BBCs/IF → max. 64 BBCs per System not supported any more, replaced by DDC_U.
- **DDC_V (VGOS)**: 32 MHz filters with broader bandshape optimized for VGOS observations 8 BBCs/IF → max. 64 BBCs per System
- **DDC_U (unified)**: selectable bandwidth of 2, 4, 8, 16, 32, 64 and 128 MHz. 16 BBCs/IF → max. 128 BBCs per System



Configuration and Setup for DDC_U

- Control Software (in Folder C:\DBBC\bin): "DBBC3 Control_DDC_V_v125.exe"
- **Config Files** (in Folder C:\DBBC_CONF):
 - one main config file *"dbbc3_config_file_ddc_V_125.txt"*
 - one config file for the ADB3L-Sampler settings "config_adb3l.txt"
 - for each Core3H a separate config file: *"ddc_U_core3H_1.fila10g"*, *"ddc_U_core3H_2.fila10g"*, ...
 - a config file with the BBC settings (frequencies and bandwidth): "config_ddc_U.txt"
- Firmware (in Folder C:\DBBC_CONF\FilesDBBC):
 one bit-File (FPGA-Firmware): "dbbc3_ddc_U_v125-2hv2_071020_1.bit"
- **Documentation** (in Folder *C*:*DBBC**manuals*):
 - Command sets for Control Software, ADB3L and Core3H
 - Description of the Setup Procedure
 - Changelogs for new versions

Control Software

- Loads the Firmware for the Core3H
- Starts the GCAT Clock Synthesizer
- Initializes and Synchronizes the ADB3L Samplers, loads settings for offset, gain, and delay.
- Initializes and configures the Core3H
- After initialization is finished, the control software provides a socket connection for communication using a socket client or the Field System.
- Through the control software direct communication with the GCoMo, ADB3L, Core3H and Synthesizer for the Downconversion is possible. A few examples:
 - core3h=1,time (check timestamp of the first Core3H-Board)
 - adb3l=offset=1,0,128 (set offset of the first sampler on the first ADB3L-Board)
 - synth=1,lock (check if the first LO-synthesizer is locked)
- Starting with DDC_U version 125 the control software supports multicast, for continuous monitoring of the system status by multiple clients. This gives out a multicast package every second with all the status information about the DBBC3. The multicast is used by the FS to monitor the DBBC3. A simple python-client is provided with the package as an example to write your own clients.

Main Config-File for DDC_U



Config-file for Sampler settings

Config-file for BBC frequencies and BW

Configuration for Core3H-Boards:

- -3 dbbc3_....020_1.bit ddc_U_core3H_1.fila10g COM3
 - 3 board present and signal connected to IF
 - 30 board present and no signal connected to IF - 0 – no board present
- 3 dbbc3_....270218.bit ddc_U_core3H_1.fila10g COM3 - Firmware for the Core3H, located in the folder: "C:\DBBC_CONF\FilesDBBC"
- 3 dbbc3_....270218.bit ddc_U_core3H_1.fila10g COM3 - Config-File for this Core3H
- 3 dbbc3_....270218.bit ddc_U_core3H_1.fila10g COM3 - COM-Port for serial communication with Core3H

Main Config-File for DDC_U (2)



Configuration for GcoMos / Downconversion - 3 4024 10 32000 COM11 - 3 - GCoMo with internal synthesizer - 2 - GCoMo without internal synthesizer - 0 - No GCoMo present in that slot - 3 4024 10 32000 COM11 - synthesizer frequency (LO * 0.5) - 3 4024 10 32000 COM11 - synthesizer attenuation in dBm - 3 4024 10 32000 COM11 - AGC target value - 3 4024 10 32000 COM11 - COM-Port for serial com. with synthesizer GCAT Type and sampler clock frequency The DBBC3s IP-Address in the network (for multicast) IP-Address for Multicast-Group Maximum number of checks for initial phase check routine

ADB3L Config-File



Static part

- Calibration settings for each sampler
 - format: command=board,sampler,value
 - boards numbered from 1 to 8
 - samplers numbered from 0 to 3
 - range of values depend on the command
 - delay: 0-1023
 - offset: 0-255
 - gain: 0-255

Core3H Config-File for DDC_U mode



Static part, don't change any code here

VDIF-Settings:

vsi samplerate 128000000

frequency never changes, decimation needs to be set for different BBC Bandwidths

- vsi_samplerate 128000000 (for 128 MHz)
- vsi_samplerate 128000000 2 (for 64 MHz)
- vsi_samplerate 128000000 4 (for 32 MHz)
- vsi_samplerate 128000000 8 (for 16 MHz)
- vsi_samplerate 128000000 16 (for 8 MHz)
- vsi_samplerate 128000000 32 (for 4 MHz)
- vsi_samplerate 128000000 64 (for 2 MHz)

vdif-configuration for one output stream both output streams (eth0 and eth1) need to have the same vdif-configuration!

- same voli-configuration!
- the parameter ct=off is mandatory!

Core3H Config-File for DDC_U mode (2)

core3 init core3 mode pfb regwrite core3 0 0x10101010 regwrite core3 1 0xBFBFBFBF regwrite core3 9 1 reboot inputselect vsi1-2-3-4 vsi samplerate 128000000 splitmode on reset vdif frame 2 16 8192 ct=off tengbcfg eth0 ip=192.168.1.16 gateway=192.168.1.1 nm=27 tengbcfg eth1 ip=192.168.1.17 gateway=192.168.1.1 nm=27 tengbarp eth0 2 00:60:dd:44:47:60 tengbarp eth1 3 00:60:dd:44:47:61 destination 0 192.168.1.2:46220 destination 1 192.168.1.3:46221 timesync start vdif sysstat

Ethernet Configuration:

tengbcfg eth0 ip=...

IP settings for each output (eth0 and eth1) with mac=... you can assign a source MAC address tengbarp eth0 2 00:60:dd:44:47:60

ARP table for each output

first parameter is the ethernet output to configure second parameter is the subnet (usually last value of the corresponding destination IP address)

third parameter is the assigned target MAC address destination 0 192.168.1.2:46220

configure destination IP address and port for specified ethernet output (0 or 1)

Static part, don't change any code here

timesync

performs time synchronization with GPS

if GPS module is not connected this process will fail! ${\tt start\ vdif}$

starts the vdif ouput stream over ethernet ${\tt sysstat}$

prints out system status

Additional Config-Files

config_ddc_U.txt

- contains frequency and bandwidth for each BBC:

Setup Procedure

1) Make necessary changes to config-files:

- main config-file: select the IFs that should be used, set the frequencies for the downconversion, ...
- Core3H config-files: configuration of the ethernet ports, correct MAC-Addresses, vdif_frame configuration, ...
- DDC-Config-File: adjust the frequencies and BW for the BBCs

2) Start the control Software:

- You will be prompted: "Configure y/n? ", press "y"
- The firmware will be loaded and the system initialized
- This can take some time, around 30 min for a system with full stack (eight IFs).

- After the initialization and configuration the control software will be ready for a client to connect and starts to send the multicast packages

- 3) Use python routine the verify proper system status Example: python ./setupDBBC3_DDC_U.py -n 4 134.104.30.223 will check system status for a DBBC3 with four boards using the specified IP address of the DBBC3
- 4) System is ready for observation, FS can connect

DBBC3 Python Package

- Available on github: https://github.com/mpifr-vlbi/dbbc3
- Contains Python Scripts and object oriented Library to monitor and control the DBBC3
 - "low-level" implementation of most DBBC3 commands
 - "high-level" validation routines
 - Utility scripts to interact with the DBBC3
- Available Utility Scripts:
 - dbbc3client.py simple client to send commands to the DBBC3
 - dbbc3ctl.py script for performing higher-level checks and tasks
 - setupDBBC3_DDC_U.py validation script for DDC_U mode
- DBBC3Multicast class supports parsing of multicast messages, example script for multicast is also included.