

#### Pushing the Mark6 to 60Gbps and Beyond with DPDK

J. Barrett

MIT Haystack Observatory IVTW Meeting IX

October 23, 2024

## Outline



- 1 Mark6 background
- Opdated dplane architecture and DPDK (Data Plane Development Kit)
- **3** Testing and results
- 4 Future work/outlook

# Mark6 Background

- 1 Development initiated in the late '00s
- Obsigned to support VLBI recording to readily swapped disk-modules
- One of the second se
- () Hardware is supplied commercially by the Conduant Corp.
- **6** Software is split into two components:
  - 1 cplane the control plane handles user interaction via VSI-S command set, and system configuration
  - Ø dplane the data plane handles network-to-disk data movement
    - Commodity computer hardware in custom chassis, but without other proprietary hardware
    - Data network interface is via 10/25GbE
    - Up to 4 disk modules of 8 HDDs each
    - Modules can be quickly swapped via SAS cables





### Mark6 - Hardware refresh

- ① Every few years, we need a hardware refresh due to component EoL
- 2 Last refresh provided the opportunity to explore:
  - PCIe4.0
  - 2 AMD EPYC CPUs (with 128 PCIe lanes)
  - 8 ATTO HBA
  - Intel network cards



(a) Updated Mark6 interior with AMD EPYC, Supermicro H12SSL motherboard



(b) Mark6 + 2 R2DBEs in hypobaric chamber

- $\bullet$  Using the existing d-plane software (R. Cappallo), demonstrated we can do >16Gbps.
- 2 32Gbps operation in two modes was tested: (2x 16Gbps) and (4x 8Gbps)
- 3 This mode also tested at 4500m equivalent in hypobaric chamber



# Mark6(+) Hardware selection



- AMD 16-core CPU (EPYC 7282, 128 lane PCle 4.0)
- PCle 4.0 capable motherboard (Supermicro H12SSL-CT with 64 GB RAM - supports up to 2TB)
- 1x 100GbE NIC: Intel E810-CQDA2 (QSFP28)
- 2x 10/25GbE NIC: Intel XXV710-DA2 (SFP+)
- 2x HBA: Atto H12F0GT 16-Port 6/12Gb/s SAS (SFF-8644 to SFF-8088)
- 4x Mark6 disk modules (8 drives each)
   Seagate Exos16 16TB HDD
- Additional high speed cooling fans and custom airflow ducts



Figure: Interior of Mark6+ with 100GbE NIC

### But what about a software refresh?



Several motivating factors for a software refresh:

- Need to move to a modern OS (Debian Squeeze and CentOS7 are both EoL)
  - Ubuntu 22.04 LTS selected support to 2034 (FIPS option available)
- 2 Need to support new hardware and 100GbE:
  - ngEHT future backend (2x 32Gbps VDIF threads on a single 100Gbe interface)
  - 2 DBEv5 support for a direct 100Gbe connection (no switch)
- e Need to demonstrate continuous 32Gbps operation of a Mark6 on a single 100Gbe interface.
- () Optionally demonstrate RX of multiple VDIF threads on a single interface
- Opportunity to explore newer technologies particularly kernel bypass packet capture
  - PF\_RING is used by pre-existing software, but various other technologies are available
  - 2 DPDK looks like the leading candidate for this task
  - 8 As specialized hardware not needed, and its appropriate for unidirectional UDP capture
- 6 Need to upgrade cplane to python3

# PF\_RING vs. DPDK

- Existing Mark6 dplane software uses PF\_RING as packet capture library
- Zero-copy mode requires (per-MAC) paid-license, so not utilized
- Must manage and tune cpu-interrupts for proper performance! – This can be quite a chore when CPUs (frequently) go EoL
- 4 More limited set of supported devices
- Device still managed/visible to kernel network stack
- Not required, but generally operated in promiscuous mode



- 1 Moving to DPDK allows for:
- Use of poll-mode drivers removes the need of cpu interrupts entirely.
- Takes full control of the network device away from the kernel
- Buffered/burst packet capture with DMA from device to host-memory
- Zero-copy packet manipulation (no license fee)
- O However: No kernel-based network management is possible (e.g. no ARP/ICMP support).
- Ok, since we are treating it as a purely a point-to-point link
- Also not required, but we operate in promiscuous mode

# Updated dplane architecture



- Old architecture revolved around packet ring-buffers (per device)
- New packet processing relies on DPDK mbufs pool
- 8 mbufs are pre-allocated must enable hugepages in kernel params
- () mbufs are filled on device burst-read, and free'd back to the pool on last use
- Instead of ring buffer, data is processed in chunks by various thread pools, and passed from task-to-task via locking stacks/queues
- 6 With appropriately sized work items, lock contention is a non-issue
- For the most part, in order to simplify and preserve packet-ordering on reception, some thread-pools have size 1 (single threaded):
  - The packet receiver one per interface
  - 2 The VDIF thread ID sorter one per interface (needed when multiple VDIF threads present on a single interface)
  - O The scatter-gather block constructor (one per interface)
- $\scriptstyle 0$  Exception: The thread pool for SG block writers has size  $N_{\rm files}$

### Packet life cycle



- 1 Packets are received by NIC
- 2 Packets are burst read into mbufs (extracted from pool) by poll-mode driver call
- Packet burst is passed to VDIF thread ID sorter, packets are sorted and passed to block constructor
- Each VDIF thread is assigned a scatter-gather block constructor, which collects packets until it is full
- 6 Completed blocks are passed to waiting writers, which write to next available HDD
- () Empty blocks are recycled back to the collectors, and used packets to the mbuf pool



Figure: Packet mbuf cycle.



- ① Currently don't have a readily available back-end to serve data at required rates
- **2** Need a dummy data generator (vdif headers + junk payload) on the cheap
- DPDK packet burst functionality + nanosleep to gets us to an approximate aggregate data rate
- Gan then feed the 100GbE NIC back to itself
- G After packet capture, we gather the scatter-gather files and check VDIF header validity with the tool dqa.

# Loop-back testing



Using VDIF packet simulator we tried the following configurations:

- 1× VDIF thread @ 32 Gbps continuous, 0 dropped
- 2x VDIF threads @ 64 Gbps (1 thread recorded)
   continuous, 0 dropped
- I× VDIF thread @ 59 Gbps continuous, (dropped <6e-05) ✔</li>
- 1× VDIF thread @ 64 Gbps 75-80s before memory buffer\* exhausted - burst mode only
- 2x VDIF threads @ 64 Gbps 20-30s before memory buffer\* exhausted - burst mode only



Figure: Back of Mark6 - 100GbE fiber in yellow

- This testing was done with single actuator drives with an individual write speed of 261MB/s
- Results suggest we are achieving about 85-90% of the theoretical aggregate write throughput
- Latest available HDDs have advertised max sustained write speeds up to 285MB/s which might enable us to go a recording rate as high as 64Gbps continuous without resorting to SSDs or multi-actuator drives
- \*memory buffer size was 36GB

## Some ugly details and dead-ends



- The kernel parameter isolcpus is necessary to keep the cores hosting the packet-receive thread and VDIF sorter thread from handling other tasks
- Write balancing is tricky disk performance varies. Forcing equal writes across disks limits the speed to the slowest performer.
- ${f 0}$  Alternative: (first-come-first-served) results in  $\sim 1\%$  size variance
- **9** DPDK mbuf buffer pool size must be  $2^M \times MTU$  (which limits RAM buffer configurability)
- When the RAM buffer is full, data must be dropped.
- Time-slip between packet simulator and system makes long schedules (24hrs) difficult to test.
- Ø Some failed experiments:
  - 1) Async io\_uring seemed like a good idea, but was found to be slower than standard fwrite
  - Likewise, using unbuffered system call to 'write' (not fwrite), requires data to be packaged in 4K blocks
  - O However that doesn't work with the VDIF packet size (8192+32), and since mbufs are not guaranteed to be contiguous, a copy is needed X

## Future work/experiments



Near term goals:

- 1 Populate the simulated packets with payload data
- Perform integration and verification testing with ngEHT DBE
- (a) The new dplane needs to be integrated with the cplane software (some minor API changes expected)

Future work:

- Examine performance higher speed single-actuator drives and dual actuator HDDs (Seagate MACH.2)
- A large RAM buffer could possibly obviate the need for continuous recording capability for most practical applications, but would be an interesting space to explore
- Test 100GbE system performance at high altitude conditions

## Acknowledgements



This work was done with the hardware and support of NASA-SGP, the ngEHT, and the EHT:





