# Setup and Operations of the DBBC3

IVS TOW 2025, Haystack

Sven Dornbusch, MPIfR

Gino Tuccari, INAF & MPIfR



MAX-PLANCK-GESELLSCHAFT



Max-Planck-Institut für Radioastronomie

#### Content

- Introduction and Architecture of the DBBC3
- Observation Modes
- Setup Routine for Observation
  - Preparations
    - Hardware Connections
    - Software Components
    - Configuration Files
  - Startup Routine
  - Post-Startup System Check
- Calibration
- Links and further Information
- Contact Information

#### Introduction



- DBBC3
  - Digital BaseBand Converter for VLBI observations
  - with 2/4/6 or 8 IFs (4096 Mhz input bandwidth each)
  - Output using 4x10GBit Ethernet/IF with a total output datarate (for 8IF system) of up to 128 Gbps
    - VDIF standard
  - 3 Observation Modes:
    - DSC
    - OCT
    - DDC
  - Evolution of Radionet3 JRA project DBBC3 dedicated to:
    - Astronomy:
      - EVN wide-band VLBI backend
      - mmVLBA network
      - EHT (Event Horizon Telescope)
    - Geodesy:
      - VGOS broad-band VLBI system
  - Partner:
    - INAF Italy
    - MPIfR Germany
    - OSO Sweden

#### DBBC3 Architecture



128 Gbps

#### DBBC3 Architecture - GCoMo



- Conditioning Module:
  - 2IFs/Module
  - Automatic Gain Control
  - direct Input 0-4 GHz
  - Downconverter can convert a 4 GHz wide prefiltered band from the range of 4-15 GHz down to 0-4 GHz
  - 1 synthesizer/module with 2 independent output LOs for each IF
  - 2 Types of downconverter:
    - L type: LO between 6-9 GHz
       -> total usable range 4-13 GHz
    - H type LO between 9-12 GHz
       -> total usable range 5-15 GHz
  - Input for Cont Cal
  - optional output for signal monitoring

#### DBBC3 Architecture – ADB3L



- Analog to Digital Converter using interleaved sampling technique with 4 ADCs/Board.
- each ADC runs at 2048 MHz
   -> 8 GSps equivalent sample rate
- interleaved sampling requires calibration of:
  - gain
  - offset
  - delay

#### DBBC3 Architecture – Core3H



- digital post-processing unit
  - digital filtering (DSC, OCT, DDC)
  - formatting and time synchronization of data stream
  - output VDIF-packets via 10GBit Ethernet
  - up to 8 (default 4) 10GBit Ethernet SFP+ units

## **Observation Modes**

#### Observation Modes - DSC

Α

- Direct Sampling Conversion
- 4GHz (4096 MHz) Bandwidth/IF
- Produces four 4Gbit/s streams per IF (interleaved mode)
- Recombination of recorded streams required

#### Observation Modes - OCT



- (OCT)opus Mode
- 2 parallel FIR-Filters/IF
- Bandwidth of 256/512/1024/2048 MHz for each Filter
- Produces two output streams with up to 8Gbit/s each
- compatible with 2x2048 MHz/IF observation mode for EHT

#### Observation Modes - DDC



- Digital DownConversion typically between high data rate sampled IF band and lower data rate base band
  - Each IF (Core3H) has multiple BBCs (BaseBand Converter), that each can be individually tuned to any position within the 4GHz input band with kHz resolution. Each BBC provides two output channels, the upper and lower sideband (USB/LSB), and has its own automatic gain control.
- DDC\_V: (VGOS)
  - Latest version: v126 (2024)
  - 16 tunable BBCs/IF with upper/lower sideband each
    - v125 and lower had 8 BBCs/IF
  - Fixed 32 MHz BW/sideband with specialized filters
- DDC\_U (Universal)
  - Latest version: v127 (2024)
  - Test version: v130 (beta) with simplified setup routine
  - 16 tunable BBCs/IF with upper/lower sideband each
  - Selectable 2, 4, 8, 16, 32, 64, 128 MHz BW/sideband
  - 8 bit mode support since v127
- DDC\_E (EVN)
  - Latest version: v128 (2025)
  - 8 tunable BBCs/IF with upper/lower sideband each
  - Selectable 2, 4, 8, 16, 32, 64, 128 MHz BW/sideband with improved filters
  - 8 bit mode support since v127

# Preparations

#### Hardware Connections

- Necessary Connections on the Back:
  - 10 MHz -
  - 1 PPS
  - GPS
  - Signal Input 0-4 GHz
  - Or Signal Input 4-15 GHz
    - with down-conversion
    - Connect "Out (unfilt.)" to "0-4 GHz in"



#### Hardware Connections

- Ethernet Output:
  - 4 Ethernet Ports/IF
    - Extension to 8 ports/IF possible.
  - DDC\_V/E: Port 0
  - DDC\_U: Port 0 and 1
    - First block of 8 BBCs: Port 0
    - Second block of 8 BBCs: Port 1
  - OCT: Port 0 and 2
    - Filter 1 Port 0 (copy to Port 1)
    - Filter 2 Port 2 (copy to Port 3)
  - DSC: Port 0-3



- Control Software
- Client
- Firmware
- Configuration Files
- Python Toolkit for Multicast Monitoring and Remote Control

- Control Software
- Client
- Firmware
- Configuration Files
- Python Toolkit

- Located in C:\DBBC\bin folder
- One exe-File for each Observation Mode:
  - DBBC3 Control DSC\_v120.exe
  - DBBC3 Control OCT\_D\_v120.exe
  - DBBC3 Control DDC\_V\_v126.exe
  - ...
- Link to each File on Desktop

- Control Software
- Client
- Firmware
- Configuration Files
- Python Toolkit

- Located in C:\DBBC\bin folder
- DBBC client v4.exe
- Local Client used to communicate with Control Software
- Link on Desktop

- Control Software
- Client
- Firmware
- Configuration Files
- Python Toolkit

- Located in C:\DBBC\_CONF\FilesDBBC folder
- One bit-File for each Observation Mode:
  - dbbc3\_dsc\_2hv2\_221122.bit
  - dbbc3\_oct\_D\_2hv2\_221122.bit
  - DDC\_V-2hv2\_16bbc\_200324.bit
  - ...

- Control Software
- Client
- Firmware
- Configuration Files
- Python Toolkit

- Located in C:\DBBC\_CONF folder
  - C:\DBBC\_CONF\DSC\_120 for DSC Mode
  - C:\DBBC\_CONF\OCT\_D\_120 for OCT\_D Mode
  - C:\DBBC\_CONF for DDC versions (before v130)
  - C:\DBBC\_CONF for config\_adb3l.txt
- Five types of configuration files
  - Main config file
  - Sampler config file
  - Core3H config files (one for each IF)
  - BBC config file (for DDC modes)
  - Filter tap files (for OCT\_D mode)

## Main Config File



## Main Config File

Init Part for Core3H-Boards	config_adb3l.txt
<ul> <li>Core3H Status:         <ul> <li>3: Installed Core3H and Signal connected to IF</li> <li>30: Installed Core3H and NO Signal connected</li> <li>0: No Installed Core3H</li> </ul> </li> <li>Core3H Eirmware</li> </ul>	<ul> <li>3 DDC_V-2hv2_16bbc_200324.bit ddc_V_16BBC_core3H_1.fila10g COM3</li> <li>3 DDC_V-2hv2_16bbc_200324.bit ddc_V_16BBC_core3H_2.fila10g COM4</li> <li>30 DDC_V-2hv2_16bbc_200324.bit ddc_V_16BBC_core3H_3.fila10g COM5</li> <li>30 DDC_V-2hv2_16bbc_200324.bit ddc_V_16BBC_core3H_4.fila10g COM6</li> <li>0 DDC_V-2hv2_16bbc_200324.bit ddc_V_16BBC_core3H_5.fila10g COM7</li> <li>0 DDC_V-2hv2_16bbc_200324.bit ddc_V_16BBC_core3H_6.fila10g COM8</li> <li>0 DDC_V-2hv2_16bbc_200324.bit ddc_V_16BBC_core3H_6.fila10g COM8</li> </ul>
Core3H Config File	0 DDC_V-2hV2_16bbc_200324.bit ddc_V_16BBC_core3H_7.hia10g COM9 0 DDC_V-2hv2_16bbc_200324.bit ddc_V_16BBC_core3H_8.fila10g COM10 3 4500 10 32000 COM11
Serial COM Port	3 4500 10 32000 3 4500 10 32000 COM12 3 4500 10 32000 0 28000 0 28000 0 28000 0 28000 0 28000 CAT3 2048 134.104.30.223 224.0.0 255:25000
	20

## Main Config File

Init Part for GCoMo-Modules	config_adb3l.txt
GCoMo Status:	3 dbbc3_ddc_U_v130-2hv2_180423.bit ddc_E_core3H_1.fila10g COM3
• 3: Installed	3 dbbc3_ddc_U_v130-2hv2_180423.bit ddc_E_core3H_2.fila10g COM4 30 dbbc3_ddc_U_v130-2hv2_180423 bit ddc_E_core3H_3 fila10g COM5
O: Not Installed	30 dbbc3_ddc_U_v130-2hv2_180423.bit ddc_E_core3H_4.fila10g COM6
<ul> <li>Synthesizer Frequency for Down Conversion</li> </ul>	0 dbbc3_ddc_U_v130-2hv2_180423.bit ddc_E_core3H_5.fila10g COM7
• In MHz	0 dbbc3_ddc_U_v130-2hv2_180423.bit ddc_E_core3H_7.fila10g COM8
• ½ of LO-Frequency	0 dbbc3_ddc_U_v130-2hv2_180423.bit ddc_E_core3H_8.fila10g COM10
<ul> <li>Attenuation for Synthesizer Frequency</li> </ul>	3 4500 10 32000 COM11 3 4500 10 32000
• in dBm	3 4500 10 32000 COM12
AGC Power Target	0 28000
COM Port for Synthesizer Communication	0 28000
• 2 IEs share one Synthesizer (with 2 Outputs each)	0 28000
	CAT3 2048
	134.104.30.223
	20

#### Sampler Config File

•	Example: adb3l_config.txt		bistoff=1 bistoff=2
	Static Part		reset
			SDA_on=1,0
	Do not Change		SDA_on=1,1
	<ul> <li>Delay offset and gain for each sar</li> </ul>	nnler	$SDA_{on=1,2}$
	Delay, onset and gain for each sar	inpici	$SDA_0II=1,5$
	<ul> <li>command=board,sampler,value</li> </ul>		$SDA_on=2.1$
	<ul> <li>board[1-8]</li> </ul>		SDA on= $2.2$
			SDA on=2,3
	<ul> <li>sampler[0-3]</li> </ul>		delay=1,0,266
	<ul> <li>Value determined by Calibration Proce</li> </ul>	edure	delay=1,1,454
			delay=1,2,570
•	Only one file per system, shared		delay=1,3,758
	Only one me per system, shared		offset=1,0,136
	by all observation modes!	►	offset=1,1,123
			offset=1,2,121
			$\sigma_{ain=1}^{013el-1,3,103}$
			gain=1,0,142
			gain=1.2.122
			gain=1,3,150
			delay=2,0,59
			delay=2,1,375
			delay=2,2,649
			delay=2,3,729

•••

#### Core3H Config Files

• Example: ddc\_V\_core3H\_1.fila10g

core3 init core3 mode pfb regwrite core3 0 0x15151515 regwrite core3 1 0xBFBFBFBF regwrite core3 9 1 reboot inputselect vsi1-2 vsi\_samplerate 128000000 2 splitmode off reset vdif frame 2 32 8000 ct=off tengbcfg eth0 ip=192.168.1.16 gateway=192.168.1.1 nm=27 tengbarp eth0 2 00:60:dd:42:38:e2 destination 0 192.168.1.2:46220 timesync start vdif sysstat

• Example: oct\_D\_core3H\_1.fila10g

reboot core3\_init tengbcfg eth0 ip=192.168.1.16 gateway=192.168.1.1 nm=27 tengbcfg eth2 ip=192.168.1.18 gateway=192.168.1.1 nm=27 tengbarp eth0 2 00:60:dd:44:47:60 tengbarp eth2 4 00:60:dd:44:0b:8a destination 0 192.168.1.2:46220 destination 2 192.168.1.4:46222 timesync start vdif sysstat

#### Core3H Config Files

• Example: ddc\_V\_core3H\_1.fila10g

core3 init core3 mode pfb regwrite core3 0 0x15151515 regwrite core3 1 0xBFBFBFBF regwrite core3 9 1 reboot inputselect vsi1-2 vsi samplerate 128000000 2 splitmode off vsi bitmask 0x55555555 0x55555555 reset vdif frame 2 32 8000 ct=off tengbcfg eth0 ip=192.168.1.16 gateway=192.168.1.1 nm=27 tengbarp eth0 2 00:60:dd:42:38:e2 destination 0 192.168.1.2:46220 timesync start vdif sysstat

- General commands, most of them are fixed for a given observation mode. The exceptions are:
  - For DDC\_U/E the vsi\_samplerate-command is used to adjust the data rate to the selected BBC-bandwidth
  - The bitmask-command can be used if you want to select a subset of the channels for output
  - The vdif\_frame-command is used to configure the VDIF Header information. The parameters are:
    - Bits/Channel (default 2)
    - Number of Channels/VDIF Frame
    - Byte-size /VDIF Frame
    - ct=off should be always off, Corner Turning is not currently supported

#### Core3H Config Files

• Example: ddc\_V\_core3H\_1.fila10g

core3 init core3 mode pfb regwrite core3 0 0x15151515 regwrite core3 1 0xBFBFBFBF regwrite core3 9 1 reboot inputselect vsi1-2 vsi samplerate 128000000 2 splitmode off vsi bitmask 0x5555555 0x5555555 reset vdif\_frame 2 32 8000 ct=off tengbcfg eth0 ip=192.168.1.16 gateway=192.168.1.1 nm=27 tengbarp eth0 2 00:60:dd:42:38:e2 destination 0 192.168.1.2:46220 timesync start vdif

sysstat

- Ethernet Configuration:
  - The tengbcfg-command is used to configure the source parameters of the ethernet ports, like IP-Address, Gateway, Netmask and if needed MAC address
  - The tengbarp-command is used to configure the ARP table, which allows assigning target MAC addresses to a given port and subnet
  - The destination-command is used to set the target IP-Address and Port for a given output
    - With the parameter "none" instead of an IP-Address you can also disable the output from this port

## **BBC Config File**

#### • Initial Configuration for the BBCs:

- BBC Number (1-128)
- Frequency
- Bandwidth

• BBC Numbering for DDC\_U and DDC\_V (v126+):

Board 1	Board 2	Board 3	Board 4	Board 5	Board 6	Board 7	Board 8
1-8	9-16	17-24	25-32	33-40	41-48	49-56	57-64
65-72	73-80	81-88	89-96	97-104	105-112	113-120	121-128

1 300.0 128

...

# Startup Routine

#### Startup Routine

- 1. Start Control Software on Desktop
- Load Firmware(Y/N) (Can be skipped if correct firmware already loaded)
- 3. Load Configuration(Y/N)
- 4. Connect with Client/Python Tool/FS
- 5. Perform Post-Startup System Checks
- 6. Ready for Observation



- 1. Check GCoMo Power Levels
- 2. Phasecheck
- 3. Check PPS Synchronization
- 4. Check Time Synchronization

- 1. Check GCoMo Power Levels
- 2. Phasecheck
- 3. Check PPS Synchronization
- 4. Check Time Synchronization

- Use **dbbcifa**, **dbbcifb**, ... commands to check if each used GCoMo has the correct power levels:
- dbbcifa/2,20,agc,31433,32000
  - GCoMo Input (1-Direct Input, 2-Down Conversion)
  - Attenuation level (ideally between 10-40)
  - Automatic Gain Control (agc AGC on, man AGC off)
  - Power Level (should close to power target)
  - Power Target (32000 ideal for 4 GHz Input)

- 1. Check GCoMo Power Levels
- 2. Phasecheck
- 3. Check PPS Synchronization
- 4. Check Time Synchronization

#### • Command: checkphase

- This command will check if phases for the used samplers are correctly aligned
- If the check fails, make sure that the **GCoMo Power Levels** for the failed Board are correct, and repeat the check.
- If the check still fails, **restart the Control Software**. Loading the Firmware can be skipped.
- If the check still fails, there may be a **hardware issue**. Contact Support. Include the latest logfile (in Folder C:\)

- 1. Check GCoMo Power Levels
- 2. Phasecheck
- 3. Check PPS Synchronization
- 4. Check Time Synchronization

#### • Command: pps\_delay

- Checks the delay between internal (generated) and external PPS
- Should be **below 100ns** for each used IF.
- **Restart Control Software** if Value too high. Loading Firmware can be skipped.
- **Careful**: If the external PPS comes from the GPS, there may be a drift over time between internal and external PPS.

- 1. Check GCoMo Power Levels
- 2. Phasecheck
- 3. Check PPS Synchronization
- 4. Check Time Synchronization

#### • Command: time

- Check that the **vdif-timestamps** are correct. All timestamps should be identical.
- If not, check GPS connection and restart Control Software. Loading Firmware can be skipped.

# Calibration

#### Calibration

- When do you need to recalibrate?
  - Gain: Core3H-Power is systematically off
  - Offset: Core3H-Bstat is systematically off
  - **Delay**: Always recalibrate if you needed to recalibrate gain or offset.
  - Check for **RFI** in the band first, this can in some cases lead to deviation in gain and offset.
- Only perform calibration if you have a clean 4GHz Signal source:
  - 4 GHz bandwidth clean noise (from noise generator or receiver)
  - Power must be stable during the calibration process!!!
  - Enough Power (32k GCoMo Power Level)
  - No RFI in the band!!!

#### Offset-Calibration

- 1. Increase the attenuation of the corresponding GCoMo so that the power level is between 5 and 10k:
  - dbbcifa=2,40
  - dbbcifa/ 2,40,man,1,**5557**,32000;
- 2. Issue the Command: cal\_offset=board\_nr[1-8]
  - Example: cal\_offset=1
  - The result is shown in the Command windows of the Control Software, not the Client: Sampler[0], best offset 136 offset=1,0,136 Sampler[1], best offset 124 offset=1,1,124 Sampler[2], best offset 120 offset=1,2,120 Sampler[3], best offset 102 offset=1,3,102
- 3. Change the values in the **config\_adb3l.txt** according to the result of the calibration
  - offset=1,0,136

     offset=1,1,124
     offset=1,2,120
     offset=1,3,102
- 4. Reset the attenuation in the GCoMo to agc to reach power level of 32k, restarting the control software is not necessary
  - dbbcifa=2,agc

#### Gain-Calibration

- 1. Make sure the power level of the GCoMo is **around 32k**, **manual mode** is recommended:
  - dbbcifa=2,man
  - dbbcifa/ 2,4,man,1,**32443**,32000;
- 2. Issue the Command: cal\_gain=board\_nr[1-8]
  - Example: cal\_gain=1
  - The result is shown in the Command windows of the Control Software, not the Client: Sampler[0], best gain 129
     Sampler[1], best gain 97
     Sampler[2], best gain 128
     Sampler[3], best gain 159
- 3. Change the values in the **config\_adb3l.txt** according to the result of the calibration
  - gain=1,0,129 gain=1,1,97 gain=1,2,128 gain=1,3,159
- 4. Reset the attenuation in the GCoMo to agc, restarting the control software is not necessary.
  - dbbcifa=2,agc

#### **Delay-Calibration**

- 1. Make sure the power level of the GCoMo is **around 32k**, **manual mode** is recommended:
  - dbbcifa=2,man
  - dbbcifa/ 2,4,man,1,**32443**,32000;
- 2. Issue the Command: cal\_delay=board\_nr[1-8]
  - Example: cal\_delay=1
  - The result is shown in the Command windows of the Control Software, not the Client 0->1, Best difference = 194 with corr\_value = 254646768

     1->2, Best difference = 142 with corr\_value = 254000252
     2->3, Best difference = 214 with corr\_value = 253237046
     Sampler[0]->delay=247
     delay=1,0,247
     Sampler[1]->delay=441
     delay=1,1,441
     Sampler[2]->delay=583
     delay=1,2,583
     Sampler[3]->delay=797
     delay=1,3,797
- 3. Change the values in the config\_adb3l.txt according to the result of the calibration
  - delay=1,0,247 delay=1,1,441 delay=1.2.583 delay=1.3.797
- 4. **Reset the attenuation** in the GCoMo to agc, restarting the control software is not necessary.
  - dbbcifa=2,agc

#### Links and further information

- The packages with Firmware and Software can be downloaded via the HAT-Lab website: <u>https://www.hat-lab.cloud/</u> (registration required)
  - Documentation can be found in the manuals folder of each package
- Python Toolkit for Monitoring and Remote Control can be found under: <u>https://github.com/mpifr-vlbi/dbbc3</u>
- A DBBC3-FAQ with further information can be found under: <u>https://deki.mpifr-bonn.mpg.de/Cooperations/DBBC3/DBBC3\_FAQ</u>

#### Contact information

- Commercial aspects: <u>administration@hat-lab.com</u>
- General and Firmware: Gino Tuccari, <u>tuccari@mpifr-bonn.mpg.de</u>
- Hardware: Michael Wunderlich, <u>mwunderlich@mpifr-bonn.mpg.de</u>
- Software, Firmware, Testing and Support: Sven Dornbusch, <u>dornbusch@mpifr-bonn.mpg.de</u>

# Thank you, any questions?